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Abstract—Thin-oxide Z2-FET cells operating as capacitor-
less DRAM devices are experimentally demonstrated. Both the
retention time and memory window demonstrate the feasibility
of implementing this cell in advanced 28 nm node FDSOI tech-
nology. Nevertheless a performance drop and higher variability
with respect to thicker oxide Z2-FET cells are observed.
I. INTRODUCTION
The traditional 1 transistor – 1 capacitor (1T-1C) DRAM
memory cell is approaching its scaling limit [1]. The capacitor
can no longer follow the transistor scaling trend since a
minimum and technology-independent capacitance is required
to guarantee correct memory cell operation [2]. Capacitor-less
memory cell architectures, formed solely by one transistor, are
a promissing solution for future electronics.
Capacitor-less memory cells are based on the SOI-FET
floating body effect [3] by which charge can be stored in the
body of the transistor, modulating the threshold voltage and
exhibiting distinct drain currents. The body of the memory
cell is then fully depleted from or accumulated with carriers
to obtain two distinct current levels corresponding to the
complementary logic states.
In order to further increase the DRAM integration den-
sity limiting the fabrication costs, key aspects for embedded
applications, novel capacitor-less cells [4], such as the the
MSDRAM [5], the A2RAM [6], [7] or the Z2-FET [8] have
been proposed. All these cells meet most of the stringent
next generation DRAM requirements: work under low voltage,
present low power consumption, exhibit long retention times
and are scalable. Among all this 1T-DRAM cell candidates,
the Z2-FET stands out for its performance and feasible inte-
gration with the standard fabrication process in ultra-thin body
structures [9]–[11].
Recently it was demonstrated the operation of a fully
operational 2x2 Z2-FET matrix [12] successfully probing
simultaneous word programming and reading. In this work,
characterization results of 1T-DRAM Z2-FET cells on 28
nm FDSOI [13] with ultra-thin gate oxide are reported. The
measured devices were chosen to characterize both the width
(W ) and the gate length (LG) dependence on the cell operation
with a fixed ungated length (LIN = 200 nm), as shown in
Table I. Section II explains the Z2-FET structure and operation
Fig. 1. Z2-FET DRAM cell parameters: EOT ≈ 1.5 nm, tSi ≈ 7 nm,
tEpi ≈ 15 nm (ungated epitaxy thickness) and tBOX ≈ 25 nm. Nbody
≈ 1016cm−3, NBG > 1018cm−3 and NA/K > 1021cm−3.
TABLE I
DIMENSIONS OF THE REPORTED Z2-FET DEVICES.
Device LG(nm) LIN (nm) W(µm)
D1 200 200 1
D2 200 200 0.4
D3 200 200 0.1
D4 150 200 1
D5 100 200 1
D6 80 200 1
as memory cell and the sharp current switch mechamism. The
1T-DRAM operation is experimentally verified in Section III.
Section IV and V illustrate the memory window and retention
time respectively to quantify the memory cell performance.
Finally, Section VI is devoted to the variability characterization
of some of these cells.
II. DEVICE STRUCTURE AND OPERATION
A. Device structure
The Z2-FET DRAM cell basic structure is depicted in Fig. 1.
It is similar to a conventional PIN diode in which the intrinsic
region is partially covered by a front gate (FG); below the
whole device, a highly-doped ground-plane (GP) acting as
back gate (BG) is implemented.
The Z2-FET cells were characterized both at simulation
and experimental level. Synopsys Sentaurus [14] software was
used to properly confirm the device principles of operation. A
Fig. 2. DC IA(VA) sweeps for various VFG for D3. VBG = -1 V, VK =
0 V. Vertical dashed line illustrates VON for VFG = 1.2 V. Fabrication
parameters are shown in Fig. 1.
2D structure following the architecture shown in Fig. 1 was
built. The parameters and models accounted include: room
temperature (300K), Fermi-Dirac statistics, Shockley-Read-
Hall (SRH) generation/recombination, band-to-band tunneling,
density gradient and distinct mobility models (field saturation,
normal field and thin-layer). The experimental characterization
was performed by using the following setup: a semiautomatic
Suss-Microtec probe station along with a dedicated Keysight
B1500 semiconductor analyzer. Since the cell operation re-
quires fast and accurate timing patterns, B1530 WGFMUs
(Waveform Generator/Fast Measurement Unit) were used.
Care was taken to minimize the parasitics of the setup to
optimize the cell characterization.
B. Device operation
As opposed to conventional diodes, a complementary gate
biasing scheme (VFG > 0 V and VBG < 0 V) is employed to
induce high vertical energy barriers and block the current flow
in forward mode. Only when the anode voltage (VA) is high,
carriers start to diffuse and, at VA = VON , the Z2-FET abruptly
recovers the diode behavior. Experimental DC IA(VA) curves,
probing the typical Z2-FET sharp current switch, are obtained
by applying a sufficiently slow anode ramp signal. This is
illustrated in Fig. 2 for D3, (all other devices follow the same
trend, not shown). As also happens for thick insulators Z2-
FET cells [8], [9], VON increases when the front-gate bias is
made more positive: holes requires more energy to overcome
the anode-body injection barrier. Conversely, when the back
gate is made more negative VON decreases because the front-
gate induced potential becomes smaller, Fig. 3. Notice that
for close to zero back-gate voltages the back-gate induced
energy barrier of D3 barely blocks carriers, so the device
does not present a sharp current switch and VON cannot be
defined. The same effect is found when VBG approaches -
3 V: the back-gate induced electric field prevails over the
front-gate, lowering the barrier along the silicon film and
Fig. 3. VON dependence on the front-gate voltage for several back-gate
voltages for D3.
Fig. 4. Carrier concentration reflecting both logic states. Electrons after the
a) W0 and b) W1 operations. Holes after the c) W0 and d) W1 operations.
preventing carriers from being blocked. These two effects
combine enabling the definition of a maximum VON for a
given VFG.
The energy barrier control, defining the current level and
thus the DRAM logic states, is achieved by altering the
inner body carrier concentration under the gate: ‘0’-state
corresponds to a very low electron concentration (Fig. 4a)
whereas the ‘1’-state reflects high population (Fig. 4b).
The stored charge is programmed (W) by: forward biasing
the diode (VFG = 0 V and VA = VAW > 0 V), which
introduces carriers (W1), or by capacitive coupling (VFG = 0
V and VA = 0 V) which evacuates them (W0). State reading, R,
is accomplished by simply pulsing the anode terminal (VA > 0
V) to VAR. During holding operations, available body carriers
are retained thanks to the gate-induced potential wells (VFG
> 0 V and VBG < 0 V). Exhaustive information regarding the
Z2-FET cell as 1T-DRAM can be found in [9], [11].
C. Sharp current switch
When the mentioned complementary gate biasing scheme is
employed and the anode voltage is low enough (VA < VON ),
Fig. 5. a) Simulated IA(VA) plot showing the typical Z2-FET sharp switching characteristic at VA = VON . b) Horizontal Z2-FET energy bands diagram
demonstrating the barrier collapses at VA = VON . At VA < VON two induced potential wells effectively prevent carriers from flowing through the cell,
while at VA > VON both potential wells are collapsed and the device recovers the PIN diode behavior.
Fig. 6. Transient anode readout current for aW0−W1−R−W0−R sequence
demonstrating valid DRAM operation. tr/f = 50 ns (rise/fall times) with
tw = 2 µs (pulse width) for D3. The same behavior is observed for all
reported devices in Table I.
carriers cannot overcome the anode/cathode -body barrier (red
curve in Fig. 5b), so a negligible anode current is observed,
Fig. 5a. As the anode voltage is increased, holes acquiere
enough energy to surmount the anode-body barrier and start
diffusing into the body. Since the body-cathode barrier is
not changed, holes will be accumulated in the back-gate
induced well along the intrinsic (ungated) region increasing the
electrostatic potential. This reduces the body-cathode barrier
and allows electrons to diffuse into the cell, accumulating
in the front-gate induced well. The diffused electrons lower
the front-gate well potential and therefore the anode-body
injection barrier. This in turn, triggers a positive feedbak
mechanism by which more carriers flow into the cell until
barriers are collapsed (blue curve in Fig. 5b) and the abrupt
current switch is suddenly observed. At this point (VON ), the
anode current is magnified by several orders of magnitude
and the cell recovers the conventinal PIN diode bevavior, Fig.
Fig. 7. a) ‘1’ and b) ‘0’-state reading current for VAR = 1 V as a function
of front-gate and anode reading voltages.
5a. Thanks to this abrupt change the current ratio, defined as
the current relation between both logic states when reading,
is boosted with respect to other cells [5], [7], improving the
Z2-FET cell performance.
III. DRAM VALIDATION
To verify the Z2-FET DRAM operation, both logic states
need to be written and then read back. Since the cell transient
response depends on the accumulated carriers on the body,
electrons are evacuated before the W1 operation or accumu-
lated before the W0 operation to ensure the worst scenario.
The W0 −W1 − R −W0 − R pattern is applied to the cell
(Fig. 6) where the timing conditions were optimized to reduce
the leakage current and RC parasitic discharges in the setup.
Fig. 8. Current ratio between logic states ‘1’ and ‘0’ as a function of VFG and VA. VK (cathode) = 0 V and VBG = -1 V for a) D1 b) D2 c) D3 (corresponds
to the ratio of Fig. 7a to 7b) d) D4 e) D5 f) D6.
Since the operation of this cell depends on several parameters
(VFG, VBG, VAW , VAR, ...), initial transient measurements
are aimed to optimize the performance, i.e. the current ratio
(I1/I0). The following bias points were initially tested for all
devices: VFG ranged from 0.8 to 1.2 V whereas VA started
at 0.5 to 1.2 V. The cell anode current readout is shown in
Fig. 6 for D3 (other devices present similar behavior, not
shown). The current ratio is high (with I1/I0 ≈ 44) and the
memory behavior is correct: two distinct readout current levels
are achieved according to the last programmed state (W0 or
W1). Note that the VA bias can be smaller for writing than
for reading, enabling substantial power saving. From all the
transient results, the surface plots illustrated in Fig. 7 can be
built. They represent the anode current for both logic states,
I1 and I0, as a function of VFG and VAR for a fixed VBG
= -1 V for D3. It is worth noting that the D3 (W=0.1 µm)
logic ‘1’-state anode current readout does not present an abrupt
current switch as other wider cells, as D1 (W=1 µm), do
(not shown). The absence of abrupt switching for D3 might
be related, on the one hand, to a more effective electron
injection (while W1 at low VA = 0.5 V): less carriers are
required to collapse the energy barrier. On the other hand,
width channel effects and especially, variability, may affect
the barrier potential profiles. Fig. 8 depicts the I1/I0 current
ratio for all reported devices. We can observe a functional
region of biasing values (VA ≤ VFG) from which the final
biasing point was selected. This biasing point, Table II, was
chosen to optimize the I1/I0 current ratio, but other policies
such as minimum power consumption or supply voltages are
TABLE II
BIASING CONDITIONS FOR TRANSIENT OPERATION. PULSES FEATURE
tr/f = 50 ns (RISE/FALL TIMES) WITH tw = 2 µs (PULSE WIDTH).
Z2-FET Cell W0 W1 R H
Anode 0 0.5 1.15 0
Cathode 0 0 0 0
Front gate 0 0 1.2 1.2
Back gate -1 -1 -1 -1
easy to implement examining the cell transient responses.
IV. MEMORY WINDOW
The memory window indicates the range of anode voltages
in which the cell exhibits memory effect for a given timing
and gate bias conditions. It is defined as the VON difference
between the two logic states, so the larger it is the more robust
the memory cell is against anode reading voltage variability.
The memory window is extracted by monitoring the anode
current level for different anode reading pulse voltages, see
inset in Fig. 9a. The delay between the write and read oper-
ations is limited to 2 µs (close to the equipment limitations)
in order to evaluate the best possible memory window. In real
applications DRAMs are operated much faster so the memory
window is expected to improve drastically. Fig. 9 depicts the
experimental DRAM Z2-FET memory window for all reported
devices with the dashed line being the anode reading voltage
used in Fig. 6.
Comparing the results by width (D1, D2 and D3), the
narrower the cell width is, the wider the memory window
Fig. 9. Extracted memory window for reading pulses with tr = tf = 50 ns and tw = 2 µs for a) D1 b) D2 c) D3 d) D4 e) D5 f) D6. Dashed line corresponds
to anode reading bias in Fig. 6.
seems to be, as was anticipated in the I1/I0 current ratio plots.
This may be attributed to the logic ‘1’-state anode current not
triggering, as explained in the previous section. Conversely,
since the I1 current is lower for thinner devices but the I0
keeps almost constant, the current ratio across the memory
window is poorer when the width is shortened. Comparing by
gated length (D1, D4, D5 and D6), D1 and D4 exhibit a very
similar memory window, whereas for D6 it is much thinner.
V. RETENTION TIME
The retention time is characterized with several W1/0-H-
R bias patterns, as illustrated in the inset of Fig. 10a. The
holding (H) time is gradually increased from 20 µs to 70
ms, to monitor if the previously programmed state (W1/0) is
still available afterward. Consistent retention times are only
reported for D1, D2 and D3, Fig. 10, since for the remaining
devices a different VAR is required, thus a fair comparison
is not possible. In contrast with other 1T-DRAM cells [5],
[7] where the retention is enhanced when enlarging the width,
the Z2-FET retention seems to follow the opposite trend: it
increases as the cell width is made narrower, obtaining times
from 20 to 200 µs, Fig. 10. Due to the limited retention times
observed, this unnatural trend might be an artifact originated
by the strong variability these cells present (see following
section). Indeed, previous Z2-FET work featuring much wider
cells yield much longer retention times, above tens of ms
[8]. However, in such studies the cells featured a thicker top
dielectric which might be also responsible for the retention
Fig. 10. Retention time (RT) for a) D1 b) D2 c) D3 with VAR = 1.15 V. VFG=1.2V, VK = 0V and VBG = -1V.
Fig. 11. Anode current readout in between the holding (H) and reading (R)
(R triggered by the VA voltage step) operations. Anode current levels are
almost equal for both patterns, indicating the stored ‘1’ and ‘0’-states are lost
during the H and continuous R respectively.
Fig. 12. Several examples of IA-VA characteristics of the Z2-FETs in the
wafer showing hysteresis at VFG = 1.2 V. Four parameters (VON , VOFF ,
ION and IOFF ) are extracted for variability analysis.
time enhancement. Further investigation is required. Notice
also that, unexpectedly [8], [9], the stable state during holding
seems to be the ‘0’-state (logic ‘1’ falls toward the ‘0’).
However, for continuous reading, the Z2-FET cell always
ends up driving the high-current ‘1’-state. Both facts can
be observed in Fig. 11: after the holding time, the readout
current corresponds inconditionally to the ‘0’-state (default
value while holding). Later on, the anode current switches to
the ‘1’-state (default state while continuous reading) in both
cases. This surprising result, not observed in Z2-FET with
thicker gate dielectrics [8], is thought to be a consequence of
the thinner oxide: the increased vertical electric field reinforces
the energy barriers preventing the current flow (‘0’-state).
Additional recombination and/or evacuation mechanisms, e.g.
direct gate tunneling, might also affect the memory operation.
Nonetheless, during reading, the carrier injection can easily
counteract any carrier gate leakage or recombination finally
leading to the ‘1’-state.
Fig. 13. Statistical distributions of a) ON voltage, b) OFF voltage and c)
turn-on current for 56 Z2-FETs. LIN = LG = 200 nm and W = 1 µm. VBG
= -1 V, VFG = 1.2 V and VK = 0 V.
VI. DC VARIABILITY
Statistical measurements of some Z2-FET devices were
performed to assess the wafer-level variability. A set of 56
devices were studied for the wafer-level variability at VFG
= 1.2 V. The test is based on the DC characteristics which
provide the key parameters to be used in the memory operation
measurement as shown in Fig. 12. Devices with LG=LIN=200
nm, W=1 and 0.1 µm are chosen and compared to evaluate
the variability. Fig. 13 and 14 show the spreading of Z2-FET
parameters: a) ON voltage, b) OFF voltage and c) turn-on cur-
rent. For the wider devices (Fig. 13), turn-on voltages (VON )
range from 1.125 V to 1.250 V (∆VON = 0.125 V) and turn-
off voltages (VOFF ) from 0.8 V to 0.875 V (∆VOFF = 0.075
V). The turn-on currents vary from 50 to 190 µA. However,
variability is severely degraded for narrow devices as shown
in Fig. 14. Notice that the VON voltages range from 0.95 V
to 1.3 V and VOFF range from 0.75 V to 0.9 V. Similarly, the
turn-on currents vary from 1 to 20 µA although the turn-off
currents remain low. This variability makes the optimization
of the biasing conditions in transient mode for the memory
Fig. 14. Statistical distributions of a) ON voltage, b) OFF voltage and c)
turn-on current for 56 Z2-FETs. LIN = LG = 200 nm and W = 100 nm.
VBG = -1 V, VFG = 1.2 V and VK = 0 V.
performance difficult. Among the possible contributions to
the increasing variability in narrow Z2-FET cells, two sources
can be highlighted: a larger relative width deviations from the
layout mask design and the interface density of states (Dit)
induced by the lateral shallow trench isolation (STI).
VII. CONCLUSION
Advanced narrow Z2-FET memory cells with ultrathin gate
oxide have been experimentally characterized. Retention times
and memory windows have been determined for the first time.
The memory operation is successfully demonstrated despite
a performance drop with respect to previous results, due to
increased variability, vertical electric field and gate leakage.
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